

1 File: G1810_58.PLD
 2 Date: August 2, 1992
 3
 4 This file contains the logic necessary for an EP1810 PLD to perform
 5 address decoding and 8/16 bit data multiplexing and demultiplexing to
 6 interface an IDE hard disk drive to the Coleco Adam computer. The
 7 GAL also contains logic to drive a parallel printer port.

8
 9 EP1810c
 10 2: DD11, 3: DD10, 4: DD9, 5: DD8, 6: A2B, 7: A1B, 8: A0B,
 11 9: RST, 10: D0, 11: D1, 12: D2, 13: D3, 16: PE,
 12 17: CLK1, 19: CLK2, 20: PEN, 22: SLCT, 23: D4, 24: D5, 25: D6,
 13 26: D7, 27: DD15, 28: DD14, 29: DD13, 30: DD12, 31: IOR, 32: CS1,
 14 33: CS3, 34: IOW, 36: CS0, 37: BBSY, 39: BSLCT,
 15 40: CLKU, 41: BACK, 42: BPE, 43: MSTB, 44: WR,
 16 45: IORQ, 47: RD, 48: A0, 49: A1, 50: A2, 51: A3, 53: A4, 54: A5,
 17 55: A6, 56: A7, 58: ACK, 59: BSY, 60: PSTB, 61: DP7,
 18 62: DP6, 63: DP5, 64: DP4, 65: DP3, 66: DP2, 67: DP1, 68: DP0
 19
 20 Low: IOW, IOR, IORQ, WR, RD, CS0, CS1, CS3, MSTB, PSTB,
 21 ACK, RST, CLKU
 22
 23 Configuration: "Pin feedback", D[0..7], DD[8..15]
 24 Configuration: "Turbo: 1"

Addr	Input	Output
01	Error Register	Not Used (WPC Register)
02	Sector Count Register	Sector Count Register
03	Sector Number Register	Sector Number Register
04	Cylinder Low Register	Cylinder Low Register
05	Cylinder High Register	Cylinder High Register
06	SDH Register	SDH Register
07	Status Register	Command Register
58	Lower Byte Data Register	Lower Byte Data Register
59	Upper Byte Data Register	Upper Byte Data Register
5A	Alternate Status Register	Fixed Disk Control Register
5B	Digital Input Register	Not Used

39
 40 To send 16 bit data:
 41 First send upper byte to port 59H and latch it into D8-D15 FFs
 42 with CLKU, but do not enable LS245 or D8-D15 FF outputs and
 43 do not send IOW
 44 Then send lower byte to port 58H, enable LS245 and D8-D15 FF
 45 outputs, and send IOW
 46

47 To receive 16 bit data:
 48 First read lower byte from port 58H by sending IOR and enabling
 49 LS245 outputs (latch the upper byte into D0-D7 FFs with CLKU)
 50 Then read the upper byte from port 59H by enabling D0-D7 FFs;
 51 do not enable LS245 and do not send IOR
 52

53
 54 Condi ti oni ng: (RD & IORQ & A[7..0]==59H) ?? D[0..7]
 55 Condi ti oni ng: (WR & IORQ & A[7..0]==58H) ?? DD[8..15]

56
 57
 58 RST = RD & IORQ & A[7..0]==1CH | Issue for read from 1CH
 59
 60 Issue IOW for write to 02-07H, 58H, and 5AH
 61 IOW = (WR & IORQ & A[7..0]>=02H & A[7..0]<=07H)
 62 # (WR & IORQ & A[7..0]==58H)
 63 # (WR & IORQ & A[7..0]==5AH)
 64
 65 Issue IOR for read from 01-07H, 58H, 5AH, and 5BH
 66 IOR = (RD & IORQ & A[7..0]>=01H & A[7..0]<=07H)
 67 # (RD & IORQ & A[7..0]==58H)
 68 # (RD & IORQ & A[7..0]==5AH)
 69 # (RD & IORQ & A[7..0]==5BH)
 70

G1810_58.LST

```

71 | CLKU      = (WR & IORQ & A[7..0]==59H) | Issue for write to 59H or
72 |          # (RD & IORQ & A[7..0]==58H) | read from 58H
73
74 | Enable LS245 output for 01H-07H, 58H, 5AH, & 5BH (RD only)
75 | CS0       = (IORQ & A[7..0]>=01H & A[7..0]<=07H)
76 |          # (IORQ & A[7..0]==58H)
77 |          # (IORQ & A[7..0]==5AH)
78 |          # (RD & IORQ & A[7..0]==5BH)
79
80 | CS1       = (A[7..0]>=01H & A[7..0]<=07H) | Address range 01H-07H & 58H
81 |          # (A[7..0]==58H)
82
83 | CS3       = A[7..0]==5AH # A[7..0]==5BH | Addresses 5AH & 5BH
84
85 | A0B       = A0 | Buffered A0
86 | A1B       = A1 | Buffered A1
87 | A2B       = A2 # (A[7..0]==5AH) # (A[7..0]==5BH) | Buffered A2
88
89 | PSTB      = PEN & WR & IORQ & A[7..0]==40H | Printer Strobe (40H)
90 | MSTB      = WR & IORQ & A[7..0]==42H | Memory Strobe (42H)
91
92 | D[0..3]   = dff(DD[8..11], CLK1) | D8-11 -> D0-3 FFs on CLKU
93 | D[4..7]   = dff(DD[12..15], CLK2) | D12-15 -> D4-7 FFs on CLKU
94 | DD[8..11] = dff(D[0..3], CLK1) | D0-3 -> DD8-11 FFs on CLKU
95 | DD[12..15] = dff(D[4..7], CLK2) | D4-7 -> DD12-15 FFs on CLKU
96 | DP[0..7]  = dff(D[0..7], PSTB') | D0-7 -> DP0-7 FFs on PSTB'
97
98 | BBSY      = (RD & IORQ & A[7..0]==40H) ?? BSY' | Status bit 0
99 | BACK      = (RD & IORQ & A[7..0]==40H) ?? ACK | Status bit 1
100 | BSLCT     = (RD & IORQ & A[7..0]==40H) ?? SLCT | Status bit 2
101 | BPE       = (RD & IORQ & A[7..0]==40H) ?? PE | Status bit 3
102
103 | Signature: "G1810_58"

```

RESOLVED EXPRESSIONS (Reduction 2)

Signal name	Row	Terms
RST	70	IORQ RD A0' A1' A2 A3 A4 A5' A6' A7'
IOW	230	WR IORQ A0' A2' A3 A4 A5' A6 A7'
	231	WR IORQ A1 A3' A4' A5' A6' A7'
	232	WR IORQ A2 A3' A4' A5' A6' A7'
IOR	200	IORQ RD A0' A2' A3 A4 A5' A6 A7'
	201	IORQ RD A1 A2' A3 A4 A5' A6 A7'
	202	IORQ RD A0 A3' A4' A5' A6' A7'
	203	IORQ RD A1 A3' A4' A5' A6' A7'
	204	IORQ RD A2 A3' A4' A5' A6' A7'
CLKU	280	WR IORQ A0 A1' A2' A3 A4 A5' A6 A7'
	281	IORQ RD A0' A1' A2' A3 A4 A5' A6 A7'
CS0	240	IORQ RD A1 A2' A3 A4 A5' A6 A7'
	241	IORQ A0' A2' A3 A4 A5' A6 A7'
	242	IORQ A0 A3' A4' A5' A6' A7'
	243	IORQ A1 A3' A4' A5' A6' A7'
	244	IORQ A2 A3' A4' A5' A6' A7'
CS1	210	A0' A1' A2' A3 A4 A5' A6 A7'
	211	A0 A3' A4' A5' A6' A7'
	212	A1 A3' A4' A5' A6' A7'
	213	A2 A3' A4' A5' A6' A7'
CS3	220	A1 A2' A3 A4 A5' A6 A7'
A0B	60	A0
A1B	50	A1
A2B	40	A1 A3 A4 A5' A6 A7'

	41	A2										
PSTB	390	PEN	WR	I ORQ	A0'	A1'	A2'	A3'	A4'	A5'	A6	A7'
MSTB	310	WR	I ORQ	A0'	A1	A2'	A3'	A4'	A5'	A6	A7'	
D0	89 80	I ORQ DD8	RD	A0	A1'	A2'	A3	A4	A5'	A6	A7'	
D1	99 90	I ORQ DD9	RD	A0	A1'	A2'	A3	A4	A5'	A6	A7'	
D2	109 100	I ORQ DD10	RD	A0	A1'	A2'	A3	A4	A5'	A6	A7'	
D3	119 110	I ORQ DD11	RD	A0	A1'	A2'	A3	A4	A5'	A6	A7'	
D4	129 120	I ORQ DD12	RD	A0	A1'	A2'	A3	A4	A5'	A6	A7'	
D5	139 130	I ORQ DD13	RD	A0	A1'	A2'	A3	A4	A5'	A6	A7'	
D6	149 140	I ORQ DD14	RD	A0	A1'	A2'	A3	A4	A5'	A6	A7'	
D7	159 150	I ORQ DD15	RD	A0	A1'	A2'	A3	A4	A5'	A6	A7'	
DD8	39 30	WR D0	I ORQ	A0'	A1'	A2'	A3	A4	A5'	A6	A7'	
DD9	29 20	WR D1	I ORQ	A0'	A1'	A2'	A3	A4	A5'	A6	A7'	
DD10	19 10	WR D2	I ORQ	A0'	A1'	A2'	A3	A4	A5'	A6	A7'	
DD11	9 0	WR D3	I ORQ	A0'	A1'	A2'	A3	A4	A5'	A6	A7'	
DD12	199 190	WR D4	I ORQ	A0'	A1'	A2'	A3	A4	A5'	A6	A7'	
DD13	189 180	WR D5	I ORQ	A0'	A1'	A2'	A3	A4	A5'	A6	A7'	
DD14	179 170	WR D6	I ORQ	A0'	A1'	A2'	A3	A4	A5'	A6	A7'	
DD15	169 160	WR D7	I ORQ	A0'	A1'	A2'	A3	A4	A5'	A6	A7'	
DP0	479 470	PSTB' D0										
DP1	469 460	PSTB' D1										
DP2	459 450	PSTB' D2										
DP3	449 440	PSTB' D3										
DP4	439 430	PSTB' D4										
DP5	429 420	PSTB' D5										
DP6	419 410	PSTB' D6										

DP7	409	PSTB'										
	400	D7										
BBSY	259	I ORQ	RD	A0'	A1'	A2'	A3'	A4'	A5'	A6	A7'	
	250	BSY'										
BACK	299	I ORQ	RD	A0'	A1'	A2'	A3'	A4'	A5'	A6	A7'	
	290	ACK										
BSLCT	279	I ORQ	RD	A0'	A1'	A2'	A3'	A4'	A5'	A6	A7'	
	270	SLCT										
BPE	309	I ORQ	RD	A0'	A1'	A2'	A3'	A4'	A5'	A6	A7'	
	300	PE										

SIGNAL ASSIGNMENT

Pi n	Si gnal name	Col umn	Rows			Acti vi ty	
			-----	-----	-----		
			Beg	Avai l	Used		
2.	DD11	23	0	10	2	Hi gh	(Regi stered)
3.	DD10	21	10	10	2	Hi gh	(Regi stered)
4.	DD9	19	20	10	2	Hi gh	(Regi stered)
5.	DD8	17	30	10	2	Hi gh	(Regi stered)
6.	A2B	15	40	10	2	Hi gh	(Three-state)
7.	A1B	13	50	10	1	Hi gh	(Three-state)
8.	A0B	11	60	10	1	Hi gh	(Three-state)
9.	RST	8	70	10	1	Low	(Three-state)
10.	D0	47	80	10	2	Hi gh	(Regi stered)
11.	D1	45	90	10	2	Hi gh	(Regi stered)
12.	D2	43	100	10	2	Hi gh	(Regi stered)
13.	D3	41	110	10	2	Hi gh	(Regi stered)
14.	-	73	-	-	-		
15.	-	71	-	-	-		
16.	PE	69	-	-	-	Hi gh	
17.	CLK1	85	-	-	-	Hi gh	(Cl ock)
19.	CLK2	83	-	-	-	Hi gh	(Cl ock)
20.	PEN	63	-	-	-	Hi gh	
21.	-	65	-	-	-		
22.	SLCT	67	-	-	-	Hi gh	
23.	D4	33	120	10	2	Hi gh	(Regi stered)
24.	D5	35	130	10	2	Hi gh	(Regi stered)
25.	D6	37	140	10	2	Hi gh	(Regi stered)
26.	D7	39	150	10	2	Hi gh	(Regi stered)
27.	DD15	9	160	10	2	Hi gh	(Regi stered)
28.	DD14	11	170	10	2	Hi gh	(Regi stered)
29.	DD13	13	180	10	2	Hi gh	(Regi stered)
30.	DD12	15	190	10	2	Hi gh	(Regi stered)
31.	I OR	16	200	10	5	Low	(Three-state)
32.	CS1	18	210	10	4	Low	(Three-state)
33.	CS3	20	220	10	1	Low	(Three-state)
34.	I OW	22	230	10	3	Low	(Three-state)
36.	CS0	22	240	10	5	Low	(Three-state)
37.	BBSY	21	250	10	2	Hi gh	(Three-state)
38.	-	19	260	10	0		(Three-state)
39.	BSLCT	17	270	10	2	Hi gh	(Three-state)
40.	CLKU	14	280	10	2	Low	(Three-state)
41.	BACK	13	290	10	2	Hi gh	(Three-state)
42.	BPE	11	300	10	2	Hi gh	(Three-state)
43.	MSTB	8	310	10	1	Low	(Three-state)
44.	WR	30	320	10	0	Low	(Three-state)
45.	I ORQ	28	330	10	0	Low	(Three-state)
46.	-	27	340	10	0		(Three-state)
47.	RD	24	350	10	0	Low	(Three-state)
48.	A0	61	-	-	-	Hi gh	
49.	A1	59	-	-	-	Hi gh	
50.	A2	57	-	-	-	Hi gh	
51.	A3	81	-	-	-	Hi gh	(Cl ock)
53.	A4	87	-	-	-	Hi gh	(Cl ock)
54.	A5	75	-	-	-	Hi gh	

I 203 Memory usage 80K
I 204 Elapsed time 16 seconds